



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

S51) International Patent Classification <sup>7</sup> : <b>H01L 21/768</b>		A2	(11) International Publication Number: <b>WO 00/07236</b>
			(43) International Publication Date: 10 February 2000 (10.02.00)
<p>(21) International Application Number: <b>PCT/US99/16887</b></p> <p>(22) International Filing Date: 26 July 1999 (26.07.99)</p> <p>(30) Priority Data: 09/126,890 31 July 1998 (31.07.98) u s</p> <p>(71) Applicant: APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).</p> <p>(72) Inventors: HASHIM, Imran; 1800 Stokes Street #164, San Jose, CA 95126 (US). CHIANG, Tony; Apt. #17, 100 N. Whisman Road, Mountain View, CA 94043 (US). CHIN, Barry; 13174 Cumberland Drive, Saratoga, CA 95070 (US).</p> <p>(74) Agents: BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor &amp; Zafman LLP, 17th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).</p>			<p>(81) Designated States: JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p><b>Published</b> <i>Without international search report and to be republished upon receipt of that report.</i></p>
<p><b>(54) Title:</b> METHOD AND APPARATUS FOR FORMING IMPROVED METAL INTERCONNECTS</p> <p><b>(57) Abstract</b></p> <p>Methods of forming copper interconnects free from via-to-via leakage currents and having low resistances are disclosed. In a first aspect, a barrier layer is deposited on the first metal layer prior to copper oxide sputter-etching to prevent copper atoms from reaching the interlayer dielectric and forming via-to-via leakage current paths therein. In a second aspect, a capping dielectric barrier layer is deposited over the first metal layer prior to sputter-etching. During sputter-etching, the capping dielectric barrier layer redistributes on the sidewalls of the interlayer dielectric, preventing sputter-etched copper atoms from reaching the interlayer dielectric and forming via-to-via leakage paths therein. In a third aspect, both a capping dielectric barrier layer and a barrier layer are deposited over the first metal layer prior to sputter-etching to prevent copper atoms produced during sputter-etching from reaching the interlayer dielectric and forming via-to-via leakage paths therein.</p>			
<pre> graph TD     START([START]) --&gt; 702[LOAD WAFER 113 INTO LOAD LOCK 91 OF TOOL 81; PUMP LOAD LOCK 91 TO DESIRED PRESSURE]     702 --&gt; 703[LOAD WAFER 113 INTO PASS-THROUGH 85 VIA FIRST WAFER HANDLER 87]     703 --&gt; 704{INTERCONNECT 43, 53 OR 63 ?}     704 --&gt; 705[INTERCONNECT 43 SUBROUTINE]     704 --&gt; 706[INTERCONNECT 53 SUBROUTINE]     704 --&gt; 707[INTERCONNECT 63 SUBROUTINE]     705 --&gt; 708[TRANSFER WAFER 113 FROM THIRD PROCESSING CHAMBER 103 TO FOURTH PROCESSING CHAMBER 105]     706 --&gt; 708     707 --&gt; 708     708 --&gt; 709[PERFORM COPPER FILL PROCESS TO FILL VIA 49, 59, OR 69]     709 --&gt; 710[TRANSFER WAFER 113 FROM FOURTH PROCESSING CHAMBER 105 TO SECOND PASS-THROUGH 87 VIA SECOND WAFER HANDLER 89]     710 --&gt; 711[TRANSFER WAFER 113 FROM SECOND PASS-THROUGH 87 TO SECOND LOAD LOCK 93 VIA FIRST WAFER HANDLER 87]     711 --&gt; END([END])     </pre>			

*FOR THE PURPOSES OF INFORMATION ONLY*

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	s z	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	u s	United States of America
CA	Canada	IT	Italy	MX	Mexico	u z	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	z w	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
c u	Cuba	KZ	Kazakhstan	RO	Romania		
c z	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

METHOD AND APPARATUS FOR FORMING  
IMPROVED METAL INTERCONNECTS

FIELD OF THE INVENTION

The present invention relates to semiconductor device metal layer interconnects and more particularly to reducing the contact resistance of interconnects.

BACKGROUND OF THE INVENTION

A typical integrated circuit contains a plurality of metal pathways to provide electrical power for powering the various semiconductor devices comprising the integrated circuit, and to allow these semiconductor devices to share/exchange electrical information. Within integrated circuits, metal layers are stacked on top of one another by using inter-metal or "interlayer" dielectrics that insulate the metal layers from each other. Typically, however, each metal layer must form electrical contact to an additional metal layer. Metal-layer-to-metal-layer electrical contact is achieved by etching a hole (i.e., a via) in the interlayer dielectric that separates the first and second metal layers, and by filling the resulting hole or via with a metal to create an interconnect as described further below.

The use of copper in place of aluminum as the interconnect material for semiconductor devices has grown in popularity due to copper's lower resistivity. Unlike aluminum, however, copper is highly mobile in silicon dioxide and may, as a result of infiltration of copper atoms into the dielectric, create leakage paths through a device's various dielectric layers. Copper atoms also can cause electrical defects in silicon. Accordingly, as best understood with reference to FIGS. 1A-1C described below, a semiconductor device employing copper interconnects requires the creation of encapsulating barrier layers to prevent deleterious incorporation of copper atoms into the device's

various material layers.

FIGS. 1A-C show sequential cross-sectional views of the formation of a conventional copper interconnect 10 (FIG. 1C) through an aperture in a dielectric layer disposed between two copper layers, a first copper layer 11a disposed within a dielectric layer D and a second copper layer 11b. With reference to FIG. 1A, to form the copper interconnect 10, a silicon dioxide interlayer dielectric 13 is deposited over the first copper layer 11a. A first via 15 then is etched in the interlayer dielectric 13 to expose the first copper layer 11a.

Copper is highly reactive with oxygen and easily forms a surface layer of high resistivity copper oxide when exposed to an oxygen rich atmosphere. Because the first layer 11a is copper, a high resistance copper oxide layer 11a' can form on the top surface of the first copper layer 11a if the first copper layer 11a is exposed to oxygen or water vapor (e.g., air). This oxidation can occur when the wafers, just having the vias etched therein, are moved from an etch tool to a metallization tool. The copper oxide layer 11a will complete formation once all exposed and unoxidized copper is converted to copper oxide.

Accordingly, to minimize the resistance of the copper interconnect 10, the copper oxide layer 11a' must be removed. Typically the copper oxide layer 11a' is removed by sputtering the copper oxide layer 11a' with ions generated within a plasma (i.e., sputter-etching), such as argon ions generated within an argon plasma. The argon ions are accelerated toward the wafer via a negative electric bias imposed on the wafer or on the wafer support. These ions strike the wafer and the copper oxide layer 11a' at the base of the unfilled via, and eject material from the copper oxide layer 11a' (including copper immediately beneath the copper oxide) due to momentum transfer between the accelerated argon ions and the copper oxide layer 11a'.

The ejected material, which includes copper atoms 11a'', coats the interlayer dielectric 13 as shown in FIG.

1A. The copper atoms 11a'' contained in the ejected material can enter the interlayer dielectric 13 and drift therethrough under the influence of an applied electric field (e.g., a device voltage), causing deleterious interconnect-to-interconnect leakage currents (i.e., via-to-via leakage currents). Such deleterious via-to-via leakage currents, however, cannot be avoided in conventional copper interconnects if the copper oxide layer 11a' is removed. Accordingly, conventional copper interconnects suffer from either a high resistance copper oxide layer 11a' which is left in place to prevent dielectric degradation induced by copper sputtered directly on the wall of the unfilled via, or copper atom induced degradation in the dielectric which leads to via-to-via leakage currents.

Following removal of the copper oxide layer 11a', a thin barrier layer 17 (e.g., tantalum, tantalum nitride, titanium nitride, tungsten or tungsten nitride) is deposited over the interlayer dielectric 13 and the first copper layer 11a as shown in FIG. 1B. The barrier layer 17 prevents copper atoms from a subsequently deposited copper layer (namely the second copper layer 11b of FIG. 1C) from incorporating into, and thus degrading, the interlayer dielectric 13.

To complete the conventional copper interconnect 10, the second copper layer 11b is deposited over the barrier layer 17 either conformally or in the form of a copper plug 11b', as shown in FIG. 1C. A copper "seed" layer (not shown) typically is deposited prior to deposition of the copper plug 11b'. Thus, a conventional copper interconnect 10 consists of the first copper layer 11a 'in contact' with the second copper layer 11b through the barrier layer 17.

Because the barrier layer 17 can have a resistivity up to 100 times greater than the resistivity of copper, the barrier layer 17 significantly increases the contact resistance of the interconnect 10 formed between the first copper layer 11a and the second copper layer 11b.

Therefore, the significant advantage of copper's lower resistivity is not fully realized due to the presence of barrier layers. The barrier layer 17, however, is required to prevent further incorporation of copper atoms within the interlayer dielectric 13.

In sum, conventional copper interconnects suffer from high resistances due to the presence of barrier layers, and can suffer from via-to-via leakage currents due to sputtered copper atom incorporation in the interlayer dielectric 13 during interconnect formation. Accordingly, a need exists for an improved copper interconnect that does not suffer from either high resistance or via-to-via leakage currents.

#### SUMMARY OF THE INVENTION

The present invention provides an inventive copper interconnect free from copper atom via-to-via leakage current paths and preferably having a significantly reduced resistance. Specifically, in a first aspect, a barrier layer (e.g., tantalum, tantalum nitride, titanium nitride, tungsten or tungsten nitride) is deposited on the exposed first copper layer and on the interlayer dielectric prior to sputter-etching the copper oxide layer. Thereafter, the barrier layer at the bottom of the interlayer dielectric's via, and the copper oxide layer thereunder, are sputter-etched. Because the barrier layer is deposited prior to sputter-etching, during sputter-etching copper atoms from the copper oxide layer redistribute on the barrier layer rather than on the interlayer dielectric. The copper atoms are not mobile within the barrier layer, and are prevented from diffusing to and contaminating the interlayer dielectric. Accordingly, no via-to-via leakage current paths are created during copper interconnection formation.

Following sputter-etching, the second copper layer is deposited over the barrier layer and the exposed first copper layer to complete copper interconnect formation. Because the first and second copper layers are in direct

contact, the high resistivity of the barrier layer is eliminated. Accordingly, the inventive copper interconnect has low resistance in addition to no via-to-via leakage current paths.

In a second aspect, a capping dielectric barrier layer (e.g., silicon nitride) is deposited over the first copper layer prior to interlayer dielectric formation. Preferably, the capping dielectric barrier layer is deposited before the first copper layer is exposed to oxygen (e.g., air) to prevent copper oxide formation on the first copper layer. Thereafter, the capping dielectric barrier layer and any copper oxide formed on the first copper layer are sputter-etched. Because the capping dielectric barrier layer is sputter-etched first, it is redistributed on the sidewalls of the interlayer dielectric and serves as a diffusion barrier to any copper atoms (from the underlying copper oxide layer) that may redistribute on the sidewalls during sputter-etching. The redistributed capping dielectric barrier layer material thus prevents copper atoms from entering the interlayer dielectric and creating via-to-via current leakage paths therein.

The copper interconnect is completed by depositing a barrier layer over the exposed first copper layer, and by depositing a second copper layer over the barrier layer. The presence of the barrier layer between the first and second copper layers increases the copper interconnect's resistance. However, unlike the prior art, the copper interconnect does not suffer from via-to-via leakage currents. Further, the capping dielectric barrier layer may be used advantageously as an etch stop layer if so desired.

A third aspect of the invention also employs the capping dielectric barrier layer. However, unlike the second aspect, the barrier layer is deposited on the capping dielectric barrier layer and on the interlayer dielectric prior to sputter-etching. Thereafter, the barrier layer, the capping dielectric barrier layer, and any copper oxide formed on the first copper layer are etched, and the second

copper layer is deposited directly on the exposed first copper layer, making direct contact therebetween.

Both the barrier layer and the material from the capping dielectric barrier layer which redistributes on the sidewalls of the interlayer dielectric prevent sputter-etched copper atoms from reaching the interlayer dielectric. Via-to-via leakage currents thereby are eliminated. Because the first and second copper layers are in direct contact (the barrier layer having been removed), the inventive copper interconnect has low resistance. Like the second aspect, the capping dielectric barrier layer of the third aspect may serve as an etch stop layer and preferably is deposited prior to exposing the first copper layer to oxygen.

For the first and third aspects, preferably the deposition of the barrier layer on the sidewalls of the interlayer dielectric is performed "simultaneously" with either the sputter-etching of the copper oxide layer (first aspect) or the capping dielectric barrier layer and the copper oxide layer (third aspect). Simultaneous deposition/sputter-etching may be performed within a high density plasma (HDP) sputtering chamber by adjusting the chamber's RF coil power and RF wafer bias to achieve the desired deposition/sputter-etching ratio. Alternatively, deposition of the barrier layer and sputter-etching of the copper oxide layer and the capping dielectric barrier layer may be performed "sequentially" within the same chamber or by depositing the barrier layer within a first processing chamber (e.g., an HDP chamber) and by sputter-etching any copper oxide layer and any capping dielectric barrier layer within a separate processing chamber (e.g., a sputter-etching chamber such as Applied Materials' Preclean II chamber). In either case, deposition of the second copper layer preferably is performed prior to breaking vacuum so as to maintain a copper-oxide free interface between the first and second copper layers.

Other objects, features and advantages of the

present invention will become more fully apparent from the following detailed description of the preferred embodiments, the appended claims and the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1A-C are sequential cross sectional views of the formation of a conventional copper interconnect as previously described;

FIG. 2 is a diagrammatic illustration, in section, of the pertinent portions of an high density plasma sputtering chamber for practicing the present invention;

FIGS. 3A-C are sequential cross sectional views of the formation of a copper interconnect in accordance with a first aspect of the present invention;

FIGS. 4A-D are sequential cross sectional views of the formation of a copper interconnect in accordance with a second aspect of the present invention;

FIGS. 5A-C are sequential cross sectional views of the formation of a copper interconnect in accordance with a third aspect of the present invention;

FIG. 6 is a top plan view of an automated semiconductor manufacturing tool useful for performing the inventive methods;

FIG. 7 is a flowchart of the operation, in pertinent part, of the automated semiconductor manufacturing tool of FIG. 6 as controlled by a controller during the formation of the inventive interconnects of FIGS. 3A-5C;

FIG. 8 is a flow chart of a first interconnect subroutine of the flow chart of FIG. 7;

FIG. 9 is a flow chart of a second interconnect subroutine of the flow chart of FIG. 7; and

FIG. 10 is a flow chart of a third interconnect subroutine of the flow chart of FIG. 7.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

In the preferred aspects of the present invention, copper interconnect formation is performed primarily within

a high density plasma sputtering chamber (although interconnect vias may be filled by a process for filling vias, such as chemical vapor deposition (CVD), physical vapor deposition (PVD) or electroplating as is known in the art). Accordingly, before discussing the preferred aspects for copper interconnect formation, the operation of such a high density plasma sputtering chamber is described briefly with reference to FIG. 2.

FIG. 2 is a side diagrammatic illustration, in section, of the pertinent portions of a high density plasma sputtering chamber 21 for practicing the present invention. The sputtering chamber 21 contains a wire coil 23 which is operatively coupled to a first RF power supply 25. The wire coil 23 may comprise a plurality of coils, a single turn coil as shown in FIG. 2, a single turn material strip, or any other similar configuration. As shown in FIG. 2, the wire coil 23 is positioned along the inner surface of the sputtering chamber 21, between a sputtering target 27 and a substrate support pedestal 29. The substrate support pedestal 29 is positioned in the lower portion of the sputtering chamber 21 and the sputtering target 27 is mounted in the upper portion of the sputtering chamber 21 and facing the substrate receiving surface of the support. The sputtering chamber 21 generally includes a vacuum chamber enclosure wall 31 having at least one gas inlet 33 and having an exhaust outlet 35 operatively coupled to an exhaust pump 37.

The sputtering target 27 and the substrate support pedestal 29 are electrically isolated from the enclosure wall 31. The enclosure wall 31 preferably is grounded so that a negative voltage (with respect to grounded enclosure wall 31) may be applied to the sputtering target 27 via a DC power supply 39 operatively coupled between the target 27 and the enclosure wall 31, and a negative bias may be applied to the substrate support pedestal 29 via a second RF power supply 41 operatively coupled between the pedestal 29 and ground. A controller 42 is operatively coupled to the

first RF power supply 25, the DC power supply 39, the second RF power supply 41, the gas inlet 33 and the exhaust outlet 35.

If, for example, the sputtering chamber 21 is configured for deposition of tantalum nitride layers, a tantalum target 27 is employed. Typically, both argon and nitrogen gas are flowed into the sputtering chamber 21 through the gas inlet 33 (multiple inlets, one for each gas, may be used), while a power signal is applied to the coil 23 via the first RF power supply 25, and a power signal is applied to the target 27 via the DC power supply 39. During steady-state processing, nitrogen may react with the tantalum target 27 to form a nitride film on the tantalum target 27 so that tantalum nitride is sputtered therefrom. Additionally, non-nitrided tantalum atoms are also sputtered from the target, which atoms can combine with nitrogen to form tantalum nitride in flight or on a wafer (not shown) supported by the pedestal 29.

In operation, a throttle valve (not shown) operatively coupled to the exhaust outlet 35 is placed in a mid-position in order to maintain the deposition chamber 21 at a desired low vacuum level of about  $1 \times 10^{-8}$  torr prior to introduction of the process gas(es) into the chamber. To commence processing within the sputtering chamber 21, a mixture of argon and nitrogen gas is flowed into the sputtering chamber 21 via the gas inlet 33. After the gas stabilizes at a pressure of about 10-100 millitorr (preferably 10-60 millitorr, and more preferably 15-30 millitorr), DC power is applied to the tantalum target 27 via the DC power supply 39 and an RF power signal is applied to the coil 23 via the first RF power supply 25 (while the gas mixture continues to flow into the sputtering chamber 21 via the gas inlet 33 and is pumped therefrom via the pump 37). The DC power applied to the target 27 and coil 23 causes the argon/nitrogen gas mixture to form a plasma and to generate argon and nitrogen ions which are attracted to, and strike the target 27 causing target material (e.g.,

tantalum and tantalum nitride) to be ejected therefrom. The ejected target material travels to and deposits on a wafer (not shown) supported by the pedestal 29.

By adjusting the duty cycle of the RF power signal applied to the substrate support pedestal 29, a negative bias can be created between the substrate support pedestal 29 and the plasma. The negative bias between the substrate support pedestal 29 and the plasma causes argon ions to accelerate toward the pedestal 29 and any wafer supported thereon. Accordingly, a wafer may be sputter-etched by the argon ions at the same time the tantalum nitride material from the target 27 deposits on the wafer (i.e., simultaneous deposition/sputter-etching), as is well known in the art. This type of simultaneous deposition/sputter-etching within the chamber 21 may be advantageously employed for the inventive copper interconnect formation methods disclosed herein, as described below.

FIGS. 3A-C show sequential cross-sectional views of the formation of a first copper interconnect 43 (FIG. 3C) in accordance with a first aspect of the present invention. With reference to FIG. 3A, an interlayer dielectric 45 (e.g., silicon dioxide) is deposited over a first metal layer (e.g., a first copper layer 47a). A via 49 then is etched in the interlayer dielectric 45 to expose the first copper layer 47a.

The first metal layer may be deposited using CVD, PVD, electroplating or other such well known metal deposition techniques, and it is connected, via contacts, through a dielectric layer, to devices formed in the underlying semiconductor wafer. If the first copper layer 47a is exposed to oxygen, such as when the wafer is moved from an etching chamber in which the oxide overlaying the first copper layer is etched to create apertures for creation of vias between the first copper layer and a second to be deposited metal layer, it will readily form an insulating/high resistance copper oxide layer 47a' thereon. Accordingly, to reduce the resistance of the copper

interconnect 43, any copper oxide layer 47a' and any processing residue within the via 49 must be removed. However, unlike conventional copper interconnect formation, a barrier layer 51 is deposited (e.g., within the sputtering chamber 21 of FIG. 2) over the interlayer dielectric 45 and over the exposed first copper layer 47a prior to removing the copper oxide layer 47a'. The barrier layer 51, preferably comprising tantalum, tantalum nitride, titanium nitride, tungsten or tungsten nitride prevents subsequently deposited copper layers from incorporating in and degrading the interlayer dielectric 45 (as previously described).

Following deposition of the barrier layer 51, the portion of the barrier layer 51 at the bottom of the via 49, and the copper oxide layer 47a' (and any processing residue) thereunder, are sputter-etched via an argon plasma. Note that during sputter-etching within the sputtering chamber 21 (FIG. 2), the power applied to the target 27 is either removed or is reduced to a low level (e.g., 500 W) so as to prevent significant deposition. A low target power level, rather than no target power, results in a more uniform plasma and is presently preferred.

Argon ions are accelerated toward the barrier layer 51 via an electric field (e.g., the RF signal applied to the substrate support pedestal 29 via the second RF power supply 41 of FIG. 2 which causes a negative self bias to form on the pedestal), strike the barrier layer 51, and, due to momentum transfer, sputter the barrier layer material from the base of the via aperture and redistribute it along the portion of the barrier layer 51 that coats the sidewalls of the via 49. The argon ions are attracted to the substrate in a direction substantially perpendicular thereto. As a result, little sputtering of the via sidewall, but substantial sputtering of the via base, occurs. Once the barrier layer 51 has been sputter-etched from the via base, the argon ions strike the copper oxide layer 47a', and the oxide layer is sputtered to redistribute the copper oxide layer material from the via base, some or all of the

sputtered material being deposited along the portion of the barrier layer 51 that coats the sidewalls of the via 49. Copper atoms 47a'', as well, coat the barrier layer 51 disposed on the sidewalls of the via 49. However, because the originally deposited barrier layer 51 along with that redistributed from the via base to via sidewall is a diffusion barrier to the copper atoms 47a'', the copper atoms 47a'' are immobile within the barrier layer 51 and cannot reach the interlayer dielectric 45. The copper atoms 47a'' which are deposited onto the sidewall, therefore, do not generate via-to-via leakage currents as they would were they redistributed onto an uncoated sidewall.

Thereafter, to form the copper interconnect 43, a second copper layer 47b is deposited (either conformally or so as to form a copper plug 47b' as shown in FIG. 3C) over the barrier layer 51 and over the portion of the first copper layer 47a exposed at the base of each via. Because the first and second copper layers 47a, 47b are in direct contact, rather than in contact through the barrier layer 51 as in conventional copper interconnects, the resistance of the copper interconnect 43 is much lower than that of conventional copper interconnects (in addition to the interconnect's freedom from via-to-via leakage currents).

Preferably deposition of the barrier layer 51 on the sidewalls of the via 49 and sputter-etching of the barrier layer 51 and the copper oxide layer 47a' at the bottom of the via 49 occur simultaneously. Simultaneous deposition/sputter-etching may be performed with the chamber 21 of FIG. 2 by adjusting the power signals applied to the wire coil 23, the target 27 and the pedestal 29, as previously described. Because the coil 23 can be used to maintain the plasma, the plasma can sputter a wafer with a low relative bias on the wafer (less than that needed to sustain the plasma). Once the sputtering threshold has been reached, for a particular wafer bias the ratio of the RF power applied to the wire coil 23 ("RF coil power") as compared to the DC power applied to the target 27 ('DC

target power") dictates the relationship between sputter-etching and deposition. For instance, the higher the RF:DC power ratio the more sputtering will occur due to increased ionization and subsequent increased ion bombardment flux to the wafer. Increasing the wafer bias (e.g., increasing the RF power supplied to the support pedestal 29) will increase the energy of the incoming ions which will increase the sputtering yield and the etch rate. For example, increasing the voltage level of the RF signal applied to the pedestal 29 increases the energy of the ions incident on the wafer, while increasing the duty cycle of the RF signal applied to the pedestal 29 increases the number of incident ions. Therefore, both the voltage level and the duty cycle of the wafer bias can be adjusted to control sputtering rate. In addition, keeping the DC target power low will decrease the amount of barrier material available for deposition. A DC target power of zero will result in sputter-etching only. A low DC target power coupled with a high RF coil power and wafer bias will result in simultaneous via sidewall deposition and via bottom sputtering. Accordingly, the process must be tailored for the material and geometries in question. For a typical 3:1 aspect ratio via on a 200 mm wafer, using tantalum or tantalum nitride as the barrier material, a DC target power of 500W to 1kW, at an RF coil power of 2 to 3kW or greater, with a wafer bias of 250W to 400W or greater applied continuously (e.g., 100% duty cycle) will result in barrier deposition on the wafer sidewalls and removal of material from the via bottom. The lower the DC target power, the less material will be deposited on the sidewalls. The higher the DC target power, the more RF coil power and/or wafer bias power is needed to sputter the bottom of the via. A 2 kW RF coil power level on the wire coil 23 and a 250 W RF wafer power level with 100% duty cycle on the pedestal 29 presently are preferred for simultaneous deposition/sputter-etching in connection with the first and third aspects (described below) of the present invention.

It may be desirable to initially (e.g., for several seconds or more depending on the particular geometries/materials in question) apply no wafer bias during simultaneous deposition/sputter-etching to allow sufficient via sidewall coverage to prevent contamination of the sidewalls by material sputter-etched from the via bottom. For instance, initially applying no wafer bias during simultaneous deposition/sputter-etching of the via 49 ensures formation of an initial barrier layer on the sidewalls of the interlayer dielectric 45 that prevents sputtered copper atoms from contaminating the interlayer dielectric 45 during the remainder of the deposition/sputter-etching operation.

Alternatively, deposition/sputter-etching may be performed "sequentially" within the same chamber or by depositing the barrier layer 51 within a first processing chamber and by sputter-etching the barrier layer 51 and copper oxide layer 47a' within a separate, second processing chamber (e.g., a sputter-etching chamber such as Applied Materials' Preclean II chamber).

FIGS. 4A-D show sequential cross-sectional views of the formation of a second copper interconnect 53 (FIG. 4D) in accordance with a second aspect of the present invention. With reference to FIG. 4A, a capping dielectric barrier layer (e.g., a silicon nitride layer 55) is deposited over a first metal layer (e.g., a first copper layer 57a) before the interlayer dielectric 59 is deposited and etched to form the via 59'. The thickness of the silicon nitride layer 55 is selected to be compatible with chemical mechanical polishing processes while providing adequate barrier performance (e.g., 50 to 1000 Angstroms, more preferably 150 to 500 Angstroms, and most preferably 250-300 Angstroms). If the first copper layer 57a is exposed to oxygen prior to depositing the silicon nitride layer 55, a copper oxide layer 57a' will form on the first copper layer 57a as shown in FIG. 4A (e.g., during dielectric deposition of dielectric layer D (FIG. 4A),

during etch of the dielectric layer D, during copper deposition and/or etch back to form the first copper layer 57a, or during chemical metal polish of the dielectric layer D). Therefore, the silicon nitride layer 55 preferably is deposited over the first copper layer 57a prior to exposing the first copper layer 57a to oxygen (e.g., within an automated vacuum wafer processing system which provides wafer transfer between processing chambers within a vacuum environment) so as to avoid formation of the copper oxide layer 57a'. Following chemical metal polish, a thin native copper oxide layer forms on the first copper layer 57a. However, depositing the silicon nitride layer 55 shortly thereafter prevents further oxidation.

An interlayer dielectric 59 is deposited over the silicon nitride layer 55, and a via 59' is etched in the interlayer dielectric 59 so as to expose the silicon nitride layer 55. But, if the first copper layer 57a is exposed to oxygen before the silicon nitride layer 55 is deposited, the inventive method will nonetheless avoid the deleterious effects of the copper oxide, as previously described. The silicon nitride layer 55 also serves to prevent the diffusion of copper atoms from the first copper layer 57a into the interlayer dielectric 59 during formation and patterning of the interlayer dielectric 59.

With reference to FIG. 4B, to reduce the resistance of the copper interconnect 53, the silicon nitride layer 55 (e.g., a high resistance layer), any copper oxide layer 57a' and any processing residue (e.g., left during the formation of the via 59') are sputter-etched via an argon plasma (as previously described). As the silicon nitride layer 55 is sputter-etched, silicon nitride layer material is redistributed along the sidewalls of the via 59', forming a redistributed nitride layer 55' thereon. Subsequently, when the copper oxide layer 57a' is sputter-etched, copper oxide layer material, including copper atoms 57a'', redistributes along the sidewalls of the via 59' on top of the redistributed nitride layer 55'.

Because copper atoms do not diffuse within silicon nitride, the copper atoms 57a'' are immobile within the redistributed nitride layer 55'. Accordingly, the copper atoms 57a'' cannot diffuse to the interlayer dielectric 59 and therefore cannot create via-to-via leakage currents.

The copper interconnect 53 is completed by depositing a barrier layer 61 over the interlayer dielectric 59 and over the first copper layer 57a (exposed by sputter-etching the silicon nitride layer 55 and the copper oxide layer 57a') (FIG. 4C), and by depositing a second copper layer 57b (either conformally or so as to form a copper plug 57b') over the barrier layer 61 (FIG. 4D).

Because the first and second copper layers 57a, 57b are not in direct contact, but instead are in contact through the barrier layer 61, the copper interconnect 53 of FIG. 4D has a higher resistance than the copper interconnect 43 of FIG. 3C. However, like the copper interconnect 43 of FIG. 3C, the copper interconnect 53 of FIG. 4D does not suffer from the via-to-via leakage currents present in conventional copper interconnects. Additionally, if so desired, the silicon nitride layer 55 may be used as an etch stop when selectively removing the interlayer dielectric 59, such as during the formation of the via 59'.

FIGS. 5A-C show sequential cross-sectional views of the formation of a third copper interconnect 63 (FIG. 5C) in accordance with a third aspect of the present invention. With reference to FIG. 5A, as with the second copper interconnect 53 of FIG. 4D, a capping dielectric barrier layer (e.g., a silicon nitride layer 65) is deposited over a first metal layer (e.g., a first copper layer 67a). If the first copper layer 67a is exposed to oxygen prior to depositing the silicon nitride layer 65, a copper oxide layer 67a' will form on the first copper layer 67a as shown in FIG. 5A. Therefore, the silicon nitride layer 65 preferably is deposited over the first copper layer 67a prior to exposing the first copper layer 67a to oxygen (e.g., without removing the wafer from the vacuum

environment) so as to avoid formation of the copper oxide layer 67a'. An interlayer dielectric 69 is deposited over the silicon nitride layer 65, and a via 69' is formed in the interlayer dielectric 69 to expose the silicon nitride layer 65.

Following deposition of the interlayer dielectric 69 and formation of the via 69' therein, a barrier layer 71 (e.g., tantalum, tantalum nitride, titanium nitride, tungsten or tungsten nitride) is deposited over the interlayer dielectric 69 and the exposed silicon nitride layer 65 so as to prevent subsequently deposited copper layers from incorporating in and degrading the interlayer dielectric 69. The barrier layer 71, the silicon nitride layer 65, and any copper oxide layer 67a' which may have formed, are sputter-etched (FIG. 5B) via an argon plasma as previously described. As the barrier layer 71, the silicon nitride layer 65, and any copper oxide layer 67a' are sputter-etched, material from each layer is redistributed along the sidewalls of the via 69'. Copper atoms 67a'', which are sputter-etched from the copper oxide layer 67a', deposit on the barrier layer 71 and the redistributed silicon nitride material that coats the sidewalls of the via 69'. Because both the barrier layer 71 and the silicon nitride layer 65 are diffusion barriers to copper atoms, the copper atoms 67a'' cannot reach the interlayer dielectric 69, and do not generate via-to-via leakage currents.

The copper interconnect 63 is completed by depositing a second copper layer 67b (either conformally or so as to form a copper plug 67b') over the barrier layer 71 and the exposed first copper layer 67a. Because the first and second metal layers 67a, 67b are in direct contact, the copper interconnect 63 has a much lower resistance than the conventional copper interconnect 10 of FIG. 1C, and the inventive copper interconnect 53 of FIG. 4D. Additionally, if so desired, the silicon nitride layer 65 may be used as an etch stop when selectively removing the interlayer dielectric 69, such as during the formation of the via 69'.

As with the barrier layer 51 of the copper interconnect 43 of FIG. 3C, deposition of the barrier layer 71 (of the copper interconnect 63 of FIG. 5C) on the sidewalls of the via 69' and sputter etching of the barrier layer 71, the silicon nitride layer 65, and any copper oxide layer 67a' at the bottom of the via 69' preferably occur simultaneously (e.g., within a high density plasma sputtering chamber). Alternatively, deposition/sputter-etching may be performed sequentially within the same chamber or within different chambers (as previously described).

Each inventive copper interconnect 43, 53 and 63, preferably is formed without breaking vacuum between exposure of the first copper layer and deposition of the second copper layer, so as to maintain a copper-oxide free interface between the various layers of each interconnect. To avoid formation of copper oxide, the exposure of the first copper layer and the deposition of the second copper layer preferably are performed within various processing chambers of an automated vacuum processing system such as Applied Materials' Endura® which provides wafer transfer within a vacuum environment, as disclosed in United States Patent No. 5,186,718, the entirety of which is hereby incorporated by reference herein.

FIG. 6 is a top plan view of an automated semiconductor manufacturing tool 81 useful for performing the inventive methods. Specifically, the automated semiconductor manufacturing tool 81 comprises a pair of chambers, a buffer chamber 83 and a transfer chamber 85 which house a first and a second wafer handler 87, 89, respectively. The buffer chamber is operatively coupled to a pair of load locks 91, 93 and to a pair of pass-through chambers 95, 97. Other chambers such as degassing or cool-down chambers also may be coupled to the buffer chamber 83.

The transfer chamber 85 is coupled to the pass-through chambers 95, 97, and to a plurality of processing chambers 99, 101, 103 and 105. The first processing chamber

99 is for depositing barrier layers, e.g., a PVD or an HDP sputtering chamber having a tantalum or other barrier layer material sputtering target mounted therein. Preferably the first processing chamber 99 comprises the high density plasma sputtering chamber 21 of FIG. 2. The second processing chamber 101 comprises an etch chamber such as an Applied Materials' Preclean II chamber. The third processing chamber 103 comprises a PVD, HDP or CVD chamber for depositing copper seed layers. The fourth processing chamber 105 comprises a copper fill chamber such as a CUD or PVD chamber. If desired, the fill process can be performed via electroplating outside the tool 81 (rather than within the fourth processing chamber 105).

A controller 107 comprising a microprocessor 109 and memory 111 is operatively coupled to the first and second wafer handlers 87, 89, to the load locks 91, 93, to the four processing chambers 99 - 105, and to the various slit valves (not shown) for selectively sealing the load locks, pass-through chambers and processing chambers. The memory 111 contains a program for performing each of the interconnect formation methods described above for inventive interconnects 43, 53 and 63. In the example of FIG. 7, it is assumed that for each interconnect 43, 53 and 63, the vias 49, 59' and 69', respectively, are already formed by methods well known in the art prior to entering the tool 81.

FIG. 7 is a flowchart of the operation, in pertinent part, of the automated semiconductor manufacturing tool 81 as controlled by the controller 107 during the formation of interconnects 43, 53 and 63.

In step 701, an interconnect program 700 within the memory 111 of the controller 107 is executed.

In step 702, a wafer 113 is loaded into the load lock 91 of the tool 81 and the load lock 91 is pumped to a desired pressure (e.g., the pressure within the buffer chamber 83).

In step 703, the first wafer handler 87 transfers the wafer 113 from the first load lock 91 to the pass-

through 95.

In step 704, the controller 107 selects the processing sequences for forming either the interconnect 43, the interconnect 53 or the interconnect 63 based on a previous selection by a user of the tool 81. Thereafter, the controller 107 executes either the interconnect 43 subroutine (step 705 described with reference to FIG. 8), the interconnect 53 subroutine (step 706 described with reference to FIG. 9) or the interconnect 63 subroutine (step 707 described with reference to FIG. 10). As described below, following any of these subroutines, the wafer 113 is contained within the third processing chamber 103 where a copper seed layer is deposited on the wafer 113.

Thus, following completion of an interconnect subroutine, the wafer 113 is transferred by the second wafer handler 89 from the third processing chamber 103 to the fourth processing chamber 105, as indicated by step 708.

In step 709, a copper fill process is performed on the wafer 113 to fill the via 49, 59' or 69' with copper so as to complete formation of the copper interconnect (either the interconnect 43, 53 or 63, respectively). The fill process may be a conventional CVD or PVD fill process as is known in the art, or the fill process may be subsequently performed via electroplating outside the vacuum environment of the tool 81. Preferably the copper fill process comprises the fill process disclosed in United States patent application Serial No. 08/768,058, filed December 16, 1996, titled 'Selective Physical Vapor Deposition Conductor Fill in IC Structures,' the entirety of which is hereby incorporated by reference herein.

In step 710, the second wafer handler 89 transfers the wafer 113 from the fourth processing chamber 105 to the second pass-through 97.

In step 711, the first wafer handler 87 transfers the wafer 113 from the second pass-through 97 to the second load lock 93. The wafer 113 thereafter may be removed from the second load lock 93 for subsequent device processing.

In step 712, the controller 107 halts execution of the interconnect program 700 for formation of the interconnect 43, 53 or 63 on wafer 113. It will be understood that although the tool 81 is preferred for formation of the inventive interconnects, other tools (e.g., tools having a single wafer handler chamber) may be employed.

FIG. 8 is a flow chart of the interconnect 43 subroutine 705 of FIG. 7. In step 800, the interconnect 43 subroutine is started.

In step 801, the second wafer handler 89 transfers the wafer 113 from the first pass-through 95 to the first processing chamber 99.

In step 802, the controller 107 selects the processing sequences for either sequential deposition/sputter-etching within separate processing chambers (e.g., the first and second processing chambers 99, 101) (steps 803-806) or simultaneous deposition/sputter-etching within a single processing chamber (e.g., the first processing chamber 99) (steps 807 and 808) based on a previous selection by a user of the tool 81. It will be understood that the interconnect program 700 also may comprise processing sequences for sequential deposition/sputter-etching within a single processing chamber (e.g., the first processing chamber 99) as previously described with reference to FIGS. 2, 3A-C, 4A-D and 5A-C.

For sequential deposition/sputter-etching within separate processing chambers, in step 803 the barrier layer 51 is deposited over the interlayer dielectric 45, the sidewalls of the via 49 and the exposed first copper layer 47a (FIG. 3A). This may be performed via PVD, HDP deposition or CVD.

In step 804, the second wafer handler 89 transfers the wafer 113 from the first processing chamber 99 to the second processing chamber 101.

In step 805, the barrier layer 51 and any copper

oxide layer 47a' are sputter-etched to expose the first copper layer 47a (FIG. 3B). Preferably this etching is performed within an Applied Materials' Preclean II chamber.

In step 806, the second wafer handler 89 transfers the wafer 113 from the second processing chamber 101 to the third processing chamber 103.

For simultaneous deposition/sputter-etching, in step 807 the barrier layer 51 is deposited on the interlayer dielectric 45 and the sidewalls of the via 49 while the bottom of the via 49 and the copper oxide layer 47a' are simultaneously sputter etched to expose the first copper layer 47a. Preferably simultaneous deposition/sputter-etching is performed in an HDP chamber such as an Applied Materials' Vectra IMP chamber. As described with reference to FIGS. 2, 3A-C and 5A-C, simultaneous deposition/sputter-etching is achieved by adjusting the ratio of the RF power applied to both the substrate support pedestal 29 and to the wire coil 23 as compared to the DC power applied to the target 27.

In step 808, the second wafer handler 89 transfers the wafer 113 from the first processing chamber 99 to the third processing chamber 103 for copper seed layer deposition. No etching within the second processing chamber 101 is required as the first copper layer 47a is exposed in step 807. Therefore, if simultaneous deposition/sputter-etching is used, the second processing chamber 101 is not required.

Following either sequential or simultaneous deposition/sputter-etching, in step 809 a copper seed layer is deposited on the barrier layer 51 and on the exposed first copper layer 47a. Because the wafer 113 is maintained in a vacuum environment while within the tool 81, essentially no copper oxide reforms on the exposed first copper layer 47a prior to formation of the copper seed layer. An essentially oxide free, low resistance contact thereby is formed between the copper seed layer and the first copper layer 47a. The seed layer may be deposited

using PVD, HDP deposition or CVD techniques.

In step 810, the subroutine 705 ends and the program returns to steps 708-712 wherein the via 49 is filled with copper to complete the interconnect 43, and the wafer 113 is placed in the second load lock 93.

FIG. 9 is a flowchart of the interconnect 53 subroutine 706 of FIG. 7. In step 900, the interconnect 53 subroutine 706 is started.

In step 901, the second wafer handler 89 transfers the wafer 113 from the first pass-through 95 to the second processing chamber 101.

In step 902, the silicon nitride layer 55 and any copper oxide layer 57a' are sputter-etched within the second processing chamber 101 to expose the first copper layer 57a (FIG. 4B).

In step 903, the second wafer handler 89 transfers the wafer 113 from the second processing chamber 101 to the first processing chamber 99. An alternative to steps 901-903 is to transfer the wafer 113 from the first pass-through 95 to the first processing chamber 99, and to sputter-etch the silicon nitride layer 55 and any copper oxide layer 57a' within the first processing chamber 99 (assuming the first processing chamber 99 is an HDP sputtering chamber) as previously described with reference to FIGS. 4A-D. In this manner the second processing chamber 101 is not required.

In step 904, the barrier layer 61 is deposited over the interlayer dielectric 59 and the exposed first copper layer 57a (FIG. 4C).

In step 905 the second wafer handler 89 transfers the wafer 113 from the first processing chamber 99 to the third processing chamber 103.

In step 906, a copper seed layer is deposited on the barrier layer 61.

In step 907, the subroutine 706 ends and the program returns to steps 708-712 wherein the via 59' is filled with copper to complete the interconnect 53, and the wafer 113 is placed in the second load lock 93.

FIG. 10 is a flowchart of the interconnect 63 subroutine 707 of FIG. 7. In step 1000, the interconnect 63 subroutine 707 is started.

In step 1001, the second wafer handler 89 transfers the wafer 113 from the first pass-through 95 to the first processing chamber 99.

In step 1002, the controller 107 selects the processing sequences for either sequential deposition/sputter-etching within separate processing chambers (e.g., the first and second processing chambers 99, 101) (steps 1003-1006) or simultaneous deposition/sputter-etching within a single chamber (e.g., the first processing chamber 99) (steps 1007 and 1008) based on a previous selection by a user of the tool 81. It will be understood that the interconnect program 700 also may comprise processing sequences for sequential deposition/sputter-etching within a single processing chamber (e.g., the first processing chamber 99) as previously described with reference to FIGS. 2, 3A-C, 4A-D and 5A-C.

If sequential deposition/sputter-etching within separate processing chambers is selected, in step 1003 the barrier layer 71 is deposited over the interlayer dielectric 69 and the exposed silicon nitride layer 65 (FIG. 5A). This may be performed via PVD, HDP deposition or CVD.

In step 1004, the second wafer handler 89 transfers the wafer 113 from the first processing chamber 99 to the second processing chamber 101.

In step 1005, the barrier layer 71, the silicon nitride layer 65 and any copper oxide layer 67a' are sputter-etched to expose the first copper layer 67a (FIG. 5B). Preferably this etching is performed within an Applied Materials' Preclean II chamber.

In step 1006, the second wafer handler 89 transfers the wafer 113 from the second processing chamber 101 to the third processing chamber 103.

If simultaneous deposition/sputter-etching is selected, in step 1007 the barrier layer 71 is deposited on

the interlayer dielectric 69 and on the sidewalls of the via 69' while the bottom of the via 69', the silicon nitride layer 65 and the copper oxide layer 67a' are simultaneously sputter-etched to expose the first copper layer 67a. Preferably simultaneous deposition/sputter-etching is performed in an HDP chamber such as an Applied Materials' Vectra IMP chamber. As described with reference to FIGS. 2, 3A-C and 5A-C, simultaneous deposition/sputter-etching is achieved by adjusting the ratio of the RF power applied to both the substrate support pedestal 29 and to the wire coil 23 as compared to the DC power applied to the target 27.

In step 1008, the second wafer handler 89 transfers the wafer 113 from the first processing chamber 99 to the third processing chamber 103. No etching within the second processing chamber 101 is required as the first copper layer 67a is exposed in step 1007. Therefore, if simultaneous deposition/sputter-etching is used, the second processing chamber 101 is not required.

Thereafter, following either sequential or simultaneous deposition/sputter-etching, in step 1009 a copper seed layer is deposited on the barrier layer 71 and on the exposed first copper layer 67a. Because the wafer 113 is maintained within a vacuum environment during transfer among the chambers 99 - 105, essentially no copper oxide reforms on the exposed first copper layer 67a prior to formation of the copper seed layer. An essentially oxide free, low resistance contact thereby is formed between the copper seed layer and the first copper layer 67a. The seed layer may be deposited using PVD, HDP deposition or CVD techniques.

In step 1010, the subroutine 707 ends and the program returns to steps 708-712 wherein the via 69' is filled with copper to complete the interconnect 63, and the wafer 113 is placed in the second load lock 93.

The interconnect program 700 of FIGS. 7-10 is merely exemplary. Alternatively, the program may comprise only a single subroutine 705, 706, 707, and/or each

subroutine may contain only the sequential deposition and etch steps (within single or multiple processing chambers) or the simultaneous deposition and etch steps. Further, a number of steps may be performed prior to placing the wafer 113 within the tool 81, and with respect to the interconnects 43 and 63, the interconnect program therefore may be as simple as depositing the second copper layer on the exposed first copper layer and thereby creating direct metal-to-metal contact between the first and second copper layers.

As is known in the art, the controller 107 may comprise a plurality of interfaced controllers, each of the plurality of controllers having input/output ports for receiving/transmitting control signals from/to other controllers, processing chambers, etc., interfaced thereto. Such control signals control various chamber conditions such as temperatures, pressures, flow rates, wafer, coil and target biases, etc., so as to achieve the desired processing step (e.g., deposition, etch, etc.) as is known in the art.

The foregoing description discloses only the preferred embodiments of the invention, modifications of the above disclosed apparatus and method which fall within the scope of the invention will be readily apparent to those of ordinary skill in the art. For instance, while the present invention has been disclosed with reference to copper interconnects, other metal interconnects suffering from the deleterious effects of mobile-atom-induced via-to-via leakage currents and/or electrical defects may benefit from the teachings disclosed herein. A wide variety of barrier layer materials may be employed, and, while use of a high density plasma chamber is preferred, other deposition chambers may be used for simultaneous and/or sequential deposition/sputter-etching.

Accordingly, while the present invention has been disclosed in connection with the preferred embodiments thereof, it should be understood that other embodiments may fall within the spirit and scope of the invention, as

defined by the following claims.

THE INVENTION CLAIMED IS:

1. A method of forming a contact between a first metal layer and a second metal layer comprising:

providing a first metal layer;

providing a first dielectric layer disposed on the first metal layer, the first dielectric layer being one in which atoms of the first metal layer are highly mobile and having a via formed therein to expose the first metal layer;

depositing a barrier layer on the first dielectric layer;

exposing at least a portion of the first metal layer; and

depositing a second metal layer on the exposed first metal layer, thereby forming a contact between the first metal layer and the second metal layer.

2. The method of claim 1 wherein:

depositing a barrier layer on the first dielectric layer comprises depositing the barrier layer on the first dielectric layer and on the exposed first metal layer; and

exposing at least a portion of the first metal layer comprises removing at least a portion of the barrier layer deposited on the first metal layer, so as to expose the first metal layer.

3. The method of claim 2 wherein removing at least a portion of the barrier layer deposited on the first metal layer comprises sputtering the barrier layer.

4. The method of claim 1 wherein depositing the barrier layer and exposing at least a portion of the first metal layer occur simultaneously.

5. The method of claim 2 wherein the first metal layer comprises copper.

6. The method of claim 5 further comprising removing any copper oxide layer formed on the first metal layer prior to depositing the second metal layer.

7. The method of claim 5 wherein the first dielectric layer comprises silicon dioxide.

a. The method of claim 5 wherein depositing a barrier layer comprises depositing a material selected from the group consisting of tantalum, tantalum nitride, titanium nitride, tungsten and tungsten nitride.

9. The method of claim 6 wherein:  
removing at least a portion of the barrier layer deposited on the first metal layer comprises sputtering the barrier layer; and  
removing any copper oxide layer comprises sputtering the copper oxide layer.

10. The method of claim 9 wherein depositing the barrier layer, sputtering the barrier layer, and sputtering any copper oxide layer comprise depositing the barrier layer, sputtering the barrier layer, and sputtering any copper oxide layer within the same chamber.

11. The method of claim 10 wherein depositing the barrier layer, sputtering the barrier layer and sputtering any copper oxide layer comprise depositing the barrier layer, sputtering the barrier layer and sputtering any copper oxide layer within a high density plasma chamber.

12. The method of claim 11 further comprising adjusting the operating parameters of the high density plasma chamber so that depositing the barrier layer, sputtering the barrier layer and sputtering any copper oxide layer occur simultaneously.

13. The method of claim 1 further comprising filling the via with a conductive material following deposition of the second metal layer.

14. A semiconductor device formed by the method of claim 1.

15. A method of forming a contact between a first metal layer and a second metal layer comprising:

providing a first metal layer;

depositing a first dielectric layer on the first metal layer;

depositing a second dielectric layer on the first dielectric layer, the second dielectric layer being one in which atoms of the first metal layer are highly mobile;

forming a via in the second dielectric layer to expose the first dielectric layer;

depositing a barrier layer on the second dielectric layer;

exposing at least a portion of the first dielectric layer;

removing at least a portion of the first dielectric layer deposited on the first metal layer, so as to expose the first metal layer; and

depositing a second metal layer on the exposed first metal layer, thereby forming a contact between the first metal layer and the second metal layer.

16. The method of claim 15 wherein:

depositing a barrier layer on the second dielectric layer comprises depositing the barrier layer on the second dielectric layer and on the exposed first dielectric layer; and

exposing at least a portion of the first dielectric layer comprises removing at least a portion of

the barrier layer deposited on the first dielectric layer, so as to expose the first dielectric layer.

17. The method of claim 16 wherein removing at least a portion of the barrier layer deposited on the first dielectric layer comprises sputtering the barrier layer.

18. The method of claim 16 wherein depositing the barrier layer and exposing at least a portion of the first dielectric layer occur simultaneously.

19. The method of claim 16 wherein the first metal layer comprises copper.

20. The method of claim 19 further comprising depositing the first dielectric layer on the first metal layer prior to exposing the first metal layer to atmosphere so as to prevent copper oxide formation.

21. The method of claim 19 further comprising removing any copper oxide layer formed on the first metal layer prior to depositing the second metal layer.

22. The method of claim 19 wherein the first dielectric layer comprises silicon nitride.

23. The method of claim 19 wherein the second dielectric layer comprises silicon dioxide.

24. The method of claim 19 wherein depositing a barrier layer comprises depositing a material selected from the group consisting of tantalum, tantalum nitride, titanium nitride, tungsten and tungsten nitride.

25. The method of claim 21 wherein:  
removing at least a portion of the barrier layer comprises sputtering the barrier layer;

removing at least a portion of the first dielectric layer comprises sputtering the first dielectric layer; and

removing any copper oxide layer comprises sputtering the copper oxide layer.

26. The method of claim 25 wherein depositing the barrier layer, sputtering the barrier layer, sputtering the first dielectric layer and sputtering any copper oxide layer comprise depositing the barrier layer, sputtering the barrier layer, sputtering the first dielectric layer and sputtering any copper oxide layer within the same chamber.

27. The method of claim 26 wherein depositing the barrier layer, sputtering the barrier layer, sputtering the first dielectric layer and sputtering any copper oxide layer comprise depositing the barrier layer, sputtering the barrier layer, sputtering the first dielectric layer and sputtering any copper oxide layer within a high density plasma chamber.

28. The method of claim 27 further comprising adjusting the operating parameters of the high density plasma chamber so that depositing the barrier layer, sputtering the barrier layer, sputtering the first dielectric layer and sputtering any copper oxide layer occur simultaneously.

29. The method of claim 15 further comprising filling the via with a conductive material following deposition of the second metal layer.

30. A semiconductor device formed by the method of claim 15.

31. A method of forming a contact between a first metal layer and a second metal layer comprising:

providing a semiconductor wafer having a first metal layer formed on the wafer, a first dielectric layer formed on the first metal layer, and a second dielectric layer formed on the first dielectric layer, the second dielectric layer being one in which atoms of the first metal layer are highly mobile and having a via formed therein to expose the first dielectric layer;

depositing a barrier layer on the second dielectric layer;

exposing at least a portion of the first dielectric layer;

removing at least a portion of the first dielectric layer deposited on the first metal layer, so as to expose the first metal layer; and

depositing a second metal layer on the exposed first metal layer, thereby forming a contact between the first metal layer and the second metal layer.

32. A method of forming a contact between a first metal layer and a second metal layer comprising:

providing a first metal layer;

depositing a first dielectric layer on the first metal layer;

depositing a second dielectric layer on the first dielectric layer, the second dielectric layer being one in which atoms of the first metal layer are highly mobile;

forming a via in the second dielectric layer to expose the first dielectric layer;

removing at least a portion of the first dielectric layer deposited on the first metal layer so as to expose the first metal layer;

depositing a barrier layer on the second dielectric layer and the exposed first metal layer; and

depositing a second metal layer on the barrier layer thereby forming a contact between the first metal layer and the second metal layer through the barrier

layer.

33. The method of claim 32 wherein the first metal layer comprises copper.

34. The method of claim 33 further comprising depositing the first dielectric layer on the first metal layer prior to exposing the first metal layer to atmosphere so as to prevent copper oxide formation.

35. The method of claim 33 further comprising removing any copper oxide layer formed on the first metal layer prior to depositing the barrier layer.

36. The method of claim 33 wherein the first dielectric layer comprises silicon nitride.

37. The method of claim 33 wherein the second dielectric layer comprises silicon dioxide.

38. The method of claim 33 wherein depositing the barrier layer comprises depositing a material selected from the group consisting of tantalum, tantalum nitride, titanium nitride, tungsten and tungsten nitride.

39. The method of claim 35 wherein:  
removing at least a portion of the first dielectric layer comprises sputtering the first dielectric layer; and  
removing any copper oxide layer comprises sputtering the copper oxide layer.

40. The method of claim 39 wherein sputtering the first dielectric layer, sputtering any copper oxide layer, and depositing the barrier layer comprise sputtering the first dielectric layer, sputtering any copper oxide layer, and depositing the barrier layer within the same chamber.

41. The method of claim 40 wherein sputtering the first dielectric layer, sputtering any copper oxide layer, and depositing the barrier layer comprise sputtering the first dielectric layer, sputtering any copper oxide layer, and depositing the barrier layer within a high density plasma chamber.

42. The method of claim 41 further comprising adjusting the operating parameters of the high density plasma chamber so that sputtering the first dielectric layer, sputtering any copper oxide layer, and depositing the barrier layer occur simultaneously.

43. The method of claim 32 further comprising filling the via with a conductive material following deposition of the second material layer.

44. A semiconductor device formed by the method of claim 32.

45. A method of forming a contact between a first metal layer and a second metal layer comprising:

providing a semiconductor wafer having a first metal layer formed on the wafer, a first dielectric layer formed on the first metal layer, a second dielectric layer formed on the first dielectric layer, the second dielectric layer being one in which atoms of the first metal layer are highly mobile and having a via formed therein, at least a portion of the first dielectric layer being removed so as to expose the first metal layer;

depositing a barrier layer on the second dielectric layer and the exposed first metal layer; and

depositing a second metal layer on the barrier layer thereby forming a contact between the first metal layer and the second metal layer through the barrier layer.

**46.** A semiconductor device comprising:  
a first metal layer;  
a first dielectric layer disposed on the first metal layer, the first dielectric layer being one in which atoms of the first metal layer are highly mobile, the first dielectric layer having a via formed therein to expose the first metal layer;  
a barrier layer disposed on the first dielectric layer and the exposed first metal layer, the barrier layer having a hole formed therein to expose the first metal layer; and  
a second metal layer disposed on the barrier layer and the first metal layer.

**47.** The semiconductor device of claim 46 wherein the first metal layer comprises copper.

**48.** The semiconductor device of claim 47 wherein the first dielectric layer comprises silicon dioxide.

**49.** The semiconductor device of claim 47 wherein the barrier layer is selected from the group consisting of tantalum, tantalum nitride, titanium nitride, tungsten and tungsten nitride.

**50.** A semiconductor device comprising:  
a first metal layer;  
a first dielectric layer disposed on the first metal layer, the first dielectric layer having a hole formed therein to expose the first metal layer;  
a second dielectric layer disposed on the first dielectric layer, the second dielectric layer being one in which atoms of the first metal layer are highly mobile, the second dielectric layer having a via formed therein to expose the first metal layer;  
a barrier layer disposed on the first

dielectric layer and on the second dielectric layer; and  
a second metal layer disposed on the barrier  
layer.

51. The semiconductor device of claim 50 wherein  
the barrier layer further comprises a hole to expose the  
first metal layer, and wherein the second metal layer  
contacts the first metal layer through the hole of the  
barrier layer.

52. The semiconductor device of claim 51 wherein  
the first metal layer comprises copper.

53. The semiconductor device of claim 51 wherein  
the first dielectric layer comprises silicon nitride.

54. The semiconductor device of claim 51 wherein  
the second dielectric layer comprises silicon dioxide.

55. The semiconductor device of claim 51 wherein  
the barrier layer is selected from the group consisting of  
tantalum, tantalum nitride, titanium nitride, tungsten and  
tungsten nitride.

56. An automated semiconductor manufacturing tool  
comprising:

a load port for loading wafers into the tool;  
a robot chamber coupled to the load port;  
a plurality of processing chambers coupled to  
the robot chamber; and  
a controller coupled to the load port, the  
robot chamber, and the plurality of processing chambers, the  
controller programmed to transfer a wafer between a  
plurality of processing chambers and to perform processes  
within the chambers so as to form a copper interconnect  
having a first and second metal layer in direct contact.

57. The apparatus of claim 56 wherein the plurality of processing chambers comprise:

    a high density plasma barrier layer deposition chamber coupled to the robot chamber; and

    a copper deposition chamber coupled to the robot chamber; and

    wherein the controller contains a program for:

        (a) transferring a wafer to the high density plasma chamber, the wafer having a first copper layer deposited on the wafer and a first dielectric layer deposited on the first copper layer, the first dielectric layer having a via formed therein to expose the first copper layer; and

        (b) simultaneously depositing/sputter-etching within the high density plasma chamber so as to deposit a barrier layer on the first dielectric and on the sidewalls of the via, and so as to sputter-etch the bottom of the via and any copper oxide layer formed on the first copper layer;

        (c) transferring the wafer from the high pressure deposition chamber to the copper deposition chamber; and

        (d) depositing a second copper layer on the barrier layer and the exposed first copper layer, thereby forming direct contact between the second copper layer and the first copper layer.

58. The apparatus of claim 56 wherein the plurality of processing chambers comprise:

    a high density plasma barrier layer deposition chamber coupled to the robot chamber; and

    a copper deposition chamber coupled to the robot chamber; and

    wherein the controller contains a program for:

(a) transferring a wafer to the high density plasma chamber, the wafer having a first copper layer deposited on the wafer and a first dielectric layer deposited on the first copper layer, the first dielectric layer having a via formed therein to expose the first copper layer;

(b) depositing barrier layer material within the high density plasma chamber so as to deposit a barrier layer on the first dielectric, the sidewalls of the via, and the bottom of the via;

(c) sputter-etching the wafer within the high density plasma chamber so as to sputter-etch barrier layer material on the bottom of the via and any copper oxide layer formed on the first copper layer;

(d) transferring the wafer from the high density plasma chamber to the copper deposition chamber; and

(e) depositing a second copper layer on the barrier layer and the exposed first copper layer, thereby forming direct contact between the second copper layer and the first copper layer.

59. The apparatus of claim 56 wherein the plurality of processing chambers comprise:

a high density plasma barrier layer deposition chamber coupled to the robot chamber; and

a copper deposition chamber coupled to the robot chamber; and

wherein the controller contains a program for:

(a) transferring a wafer to the high density plasma chamber, the wafer having a first copper layer deposited on the wafer and a first dielectric layer deposited on the first copper layer, a second dielectric layer deposited on the first dielectric layer, the second dielectric layer having a via formed therein to expose the first dielectric layer; and

(b) simultaneously depositing/sputter-etching within the high density plasma chamber so as to deposit a barrier layer on the second dielectric layer and on the sidewalls of the via, and so as to sputter-etch the bottom of the via, the first dielectric layer and any copper oxide layer formed on the first copper layer, thereby exposing the first copper layer;

(c) transferring the wafer from the high density plasma chamber to the copper deposition chamber; and

(d) depositing a second copper layer on the barrier layer and the exposed first copper layer thereby forming direct contact between the second copper layer and the first copper layer.

60. The apparatus of claim 56 wherein the plurality of processing chambers comprise:

a barrier layer deposition chamber coupled to the robot chamber;

an etch chamber coupled to the robot chamber;

a copper deposition chamber coupled to the robot chamber; and

wherein the controller contains a program for:

(a) transferring a wafer to the barrier layer deposition chamber, the wafer having a first copper layer deposited on the wafer and a first dielectric layer deposited on the first copper layer, the first dielectric layer having a via formed therein to expose the first copper layer; and

(b) depositing barrier layer material within the barrier layer chamber so as to deposit a barrier layer on the first dielectric, the sidewalls of the via and the bottom of the via;

(c) transferring the wafer from the barrier layer deposition chamber to the etch chamber;

(d) etching the barrier layer within the etch chamber so as to etch barrier layer material on the bottom of the via and any copper oxide layer formed on the first copper layer, thereby exposing the first copper layer;

(e) transferring the wafer from the etch chamber to the copper deposition chamber; and

(f) depositing a second copper layer on the barrier layer and the exposed first copper layer, thereby forming direct contact between the second copper layer and the first copper layer.

61. The apparatus of claim 56 wherein the plurality of processing chambers comprise:

a barrier layer deposition chamber coupled to the robot chamber;

an etch chamber coupled to the robot chamber;

a copper deposition chamber coupled to the robot chamber; and

wherein the controller contains a program for:

(a) transferring a wafer to the barrier layer deposition chamber, the wafer having a first copper layer deposited on the wafer, a first dielectric layer deposited on the first copper layer, and a second dielectric layer deposited on the first dielectric layer, the second dielectric layer having a via formed therein to expose the first dielectric layer; and

(b) depositing barrier layer material within the barrier layer deposition chamber so as to deposit a barrier layer on the second dielectric, the sidewalls of the via and the exposed first dielectric layer;

(c) transferring the wafer from the barrier layer deposition chamber to the etch chamber;

(d) etching the wafer within the etch chamber so as to etch barrier layer material deposited on the first dielectric layer, the first dielectric layer and

any copper oxide layer formed on the first copper layer, thereby exposing the first copper layer;

(e) transferring the wafer from the etch chamber to the copper deposition chamber; and

(f) depositing a second copper layer on the barrier layer and the exposed first copper layer, thereby forming direct contact between the second copper layer and the first copper layer.

62. An automated semiconductor manufacturing tool comprising:

a load port for loading wafers into the tool;

a robot chamber coupled to the load port;

a barrier layer deposition chamber coupled to the robot chamber;

an etch chamber coupled to the robot chamber;

a copper layer deposition chamber coupled to the robot chamber; and

a controller coupled to the load port, the robot chamber, the barrier layer deposition chamber, the etch chamber and the copper layer deposition chamber, wherein the controller contains a program for:

(a) transferring a wafer to the etch chamber, the wafer having a first copper layer deposited on the wafer, a first dielectric layer deposited on the first copper layer, and a second dielectric layer deposited on the first dielectric layer, the second dielectric layer having a via formed therein to expose the first dielectric layer;

(b) etching the exposed first dielectric layer and any copper oxide layer formed on the first copper layer to expose the first copper layer;

(c) transferring the wafer from the etch chamber to the barrier layer deposition chamber;

(d) depositing barrier layer material within the barrier layer deposition chamber so as to deposit a barrier layer on the second dielectric layer, the sidewalls of the via and the exposed first copper layer;

(e) transferring the wafer from the barrier layer deposition chamber to the copper deposition chamber; and

(f) depositing a second copper layer on the barrier layer thereby forming contact between the second copper layer and the first copper layer through the barrier layer.

+

1/10




FIG. 1A  
(PRIOR ART)




FIG. 1B  
(PRIOR ART)




FIG. 1C  
(PRIOR ART)




FIG. 2

+

3/10




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D

5/10




FIG. 5A




FIG. 5B




FIG. 5C

6/10

+





FIG. 6






FIG. 8

9/10

706




FIG. 9




FIG. 10



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)




(51) International Patent Classification 7 : <b>H01L 21/768, 23/532, 23/522</b>	A3	(11) International Publication Number: <b>WO 00/07236</b> (43) International Publication Date: 10 February 2000 (10.02.00)
--	----	---

(21) International Application Number: <b>PCT/US99/16887</b> (22) International Filing Date: 26 July 1999 (26.07.99)	(81) Designated States: JP, KR, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
(30) Priority Data: 09/126,890 31 July 1998 (31.07.98) US	Published <i>With international search report.</i>
(71) Applicant: APPLIED MATERIALS, INC. [US/US]; 3050 Bowers Avenue, Santa Clara, CA 95054 (US).	(88) Date of publication of the international search report: 22 June 2000 (22.06.00)
(72) Inventors: HASHIM, Imran; 1800 Stokes Street #164, San Jose, CA 95126 (US). CHIANG, Tony; Apt. #17, 100 N. Whisman Road, Mountain View, CA 94043 (US). CHIN, Barry; 13174 Cumberland Drive, Saratoga, CA 95070 (US).	
(74) Agents: BERNADICOU, Michael, A. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 17th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).	

## (54) Title: METHOD AND APPARATUS FOR FORMING IMPROVED METAL INTERCONNECTS

## (57) Abstract

Methods of forming copper interconnects free from via-to-via leakage currents and having low resistances are disclosed. In a first aspect, a barrier layer is deposited on the first metal layer prior to copper oxide sputter-etching to prevent copper atoms from reaching the interlayer dielectric and forming via-to-via leakage current paths therein. In a second aspect, a capping dielectric barrier layer is deposited over the first metal layer prior to sputter-etching. During sputter-etching, the capping dielectric barrier layer redistributes on the sidewalls of the interlayer dielectric, preventing sputter-etched copper atoms from reaching the interlayer dielectric and forming via-to-via leakage paths therein. In a third aspect, both a capping dielectric barrier layer and a barrier layer are deposited over the first metal layer prior to sputter-etching to prevent copper atoms produced during sputter-etching from reaching the interlayer dielectric and forming via-to-via leakage paths therein.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon	KR	Republic of Korea	PL	Poland		
CN	China	KZ	Kazakhstan	PT	Portugal		
CU	Cuba	LC	Saint Lucia	RO	Romania		
CZ	Czech Republic	LI	Liechtenstein	RU	Russian Federation		
DE	Germany	LK	Sri Lanka	SD	Sudan		
DK	Denmark	LR	Liberia	SE	Sweden		
EE	Estonia			SG	Singapore		

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/16887

A. CLASSIFICATION OF SUBJECT MATTER  
 IPC 7 H01L21/768 H01L23/532 H01L23/522

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
 IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 798 778 A (TOKYO SHIBAURA ELECTRIC CO) 1 October 1997 (1997-10-01) column 12, line 52 -column 15, line 1; claims 1,2; figures 1-5 ---	1-3,13, 14,46-49
A	EP 0 788 160 A (MATSUSHITA ELECTRONICS CORP) 6 August 1997 (1997-08-06) column 4, line 14 - line 31; figure 1B ---	3
A	US 5 486 492 A (YAMAMOTO HIROSHI ET AL) 23 January 1996 (1996-01-23) column 6, line 31 - line 34 column 6, line 38 - line 43 figures 6,10,11 ---	3
	-/-	



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

## \* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority, claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- "&" document member of the same patent family

Date of the actual completion of the international search

6 December 1999

Date of mailing of the international search report

27. MRZ. 2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patenttaan 2  
 NL-2280 HV Rijswijk  
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl  
 Fax: (+31-70) 340-3016

Authorized officer

MUNNIX S.

## INTERNATIONAL SEARCH REPORT

International Application No

PCT, 99/16887

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,X	EP 0 892 428 A (SHARP KK ;SHARP MICROELECT TECH INC (US)) 20 January 1999 (1999-01-20) column 2, line 36 - line 38; claims 2,3,5-9; figures 1-8 -----	1,2,13, 14,46-49

**INTERNATIONAL SEARCH REPORT**Inte tional application No.  
PCT/US 99/ 16887**Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)**

This International Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1.  Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
  
2.  Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
  
3.  Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

**Box II Observations where unity of invention is lacking (Continuation of item 2 of first sheet)**

This International Searching Authority found multiple inventions in this international application, as follows:

see additional sheet

1.  As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
  
2.  As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
  
3.  As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
  
4.  No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

1-3, 13, 14, 46-49

**Remark on Protest**

The additional search fees were accompanied by the applicant's protest.

No protest accompanied the payment of additional search fees.

# INTERNATIONAL SEARCH REPORT

International Application No. PCT/US 99/16887

## FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

### 1. Claims: 1-3,13,14,46-49

Method, and semiconductor device thus obtained, of forming a contact between a first metal layer and a second metal layer separated by a main dielectric layer in which atoms of the first metal layer are highly mobile, comprising the steps of forming a via through the main dielectric layer, depositing a barrier layer on the walls of the via and on the first metal layer, exposing at least a portion of the first metal layer, and depositing a second metal layer on the exposed first metal layer, characterized in that the first metal layer is exposed by sputtering the barrier layer.

### 2. Claims: 1,4

Method, and semiconductor device thus obtained, of forming a contact between a first metal layer and a second metal layer separated by a main dielectric layer in which atoms of the first metal layer are highly mobile, comprising the steps of forming a via through the main dielectric layer, depositing a barrier layer on the walls of the via and on the first metal layer, exposing at least a portion of the first metal layer, and depositing a second metal layer on the exposed first metal layer, characterized in that depositing the barrier layer and exposing at least a portion of the first metal layer occur simultaneously.

### 3. Claims: 1,2,5-12

Method, and semiconductor device thus obtained, of forming a contact between a first metal layer comprising copper and a second metal layer separated by a main dielectric layer in which atoms of the first metal layer are highly mobile, comprising the steps of forming a via through the main dielectric layer, depositing a barrier layer on the walls of the via and on the first metal layer, exposing at least a portion of the first metal layer, and depositing a second metal layer on the exposed first metal layer, characterized in that any copper oxide layer formed on the first metal layer is removed prior to depositing the second metal layer.

### 4. Claims: 15-31,50-55

Method, and semiconductor device thus obtained, of forming a contact between a first metal layer and a second metal layer separated by a main dielectric layer in which atoms of the first metal layer are highly mobile, comprising the steps of forming a via through the main dielectric layer, depositing a barrier layer on the walls and on the bottom of the via, exposing at least a portion of the first metal layer, and depositing a second metal layer on the exposed first metal layer, characterized in that an additional dielectric layer

# INTERNATIONAL SEARCH REPORT

International Application No. PCT/US 99/16887

## FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

is present between the first metal layer and the main dielectric layer, and that the first metal layer is exposed by removing the barrier layer and the additional dielectric layer.

### 5. Claims: 32-45

Method, and semiconductor device thus obtained, of forming a contact between a first metal layer and a second metal layer separated by a main dielectric layer in which atoms of the first metal layer are highly mobile, comprising the steps of forming a via through the main dielectric layer, depositing a barrier layer on the walls and on the bottom of the via, and depositing a second metal layer on the bottom of the via, characterized in that an additional dielectric layer is present between the first metal layer and the main dielectric layer, that before depositing the barrier layer, the first metal layer is exposed by removing at least a portion of the additional dielectric layer, and that the second metal layer is deposited on the barrier layer.

### 6. Claims: 56-62

Semiconductor manufacturing tool for forming an interconnect between a first and a second metal layer, characterized in that the tool comprises a load port, a robot chamber, a plurality of processing chambers and a controller for automating the tool.

**INTERNATIONAL SEARCH REPORT**

I. Information on patent family members

International Application No

PCT/US 99/16887

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
EP 0798778	A 01-10-1997	JP 9260492 A		03-10-1997	
		CN 1167338 A		10-12-1997	
		US 5966634 A		12-10-1999	
EP 0788160	A 06-08-1997	JP 9213794 A		15-08-1997	
		US 5852328 A		22-12-1998	
US 5486492	A 23-01-1996	JP 6196432 A		15-07-1994	
EP 0892428	A 20-01-1999	US 5904565 A		18-05-1999	
		JP 11087509 A		30-03-1999	
		US 6023102 A		08-02-2000	

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**